PowerPC™

Upgrading PowerPC 601™ Evaluation Boards To Support the Intel® SIO 82378ZB

Application Note AN-PPC-002

PowerPC 601 evaluation boards that use the 82378IB SIO chip can be upgraded to use the 82378ZB.

Kahlil Shalish
February 1995





IBM®

PowerPC

Upgrading PowerPC 601 Evaluation Boards to Support the Intel® SIO 82378ZB

Kahlil Shalish

PowerPC 601 evaluation boards that use the 82378IB SIO chip can be upgraded to use the 82378ZB.

1.0 Overview

The first release of the PowerPC 601 evaluation board implements the Intel® SIO 82378IB chip (IB) as the PCI to ISA bridge. This document provides system designers with a suggested implementation using the Intel SIO 82378ZB part (ZB) that is now available.

In this document, *SIGNAL_NAMES* are denoted in italics, and `PIN_NAMES` are denoted in a different font.

For further information, refer to the PowerPC 601 User's Guide, the Intel SIO 82378IB/ZB data book, and the PowerPC 601 Design Kit I/O Interface EPLD Specification.

2.0 Arbitration

The ZB arbiter adds support for two additional PCI devices. This arbiter is not required in the PowerPC 601 evaluation board. The ZB arbiter must be disabled in the same way as the IB arbiter by driving `CPUREQ#` low during active `PCIRST#`.

3.0 Power Management

The new power management features of the ZB are not required in PowerPC 601 evaluation board.

4.0 Registers

There are several new registers on the ZB. Also, some of the current registers have changed definition. Table 1 is a list of the new and modified registers and their addresses:

Table 1. ZB Registers

Register Type	Address Offset (Hex)
New Configuration Registers	43h, 60h–63h, A0h–AEh
Modified Configuration Registers	08h, 40h, 42h, 56h
New ISA Registers	00B2h, 00B3h, 04D0h, 04D1h
Modified ISA Registers	20h,A0h

5.0 Interrupts

The major impact of the functional differences between the IB and ZB parts is in the handling of interrupts from the PCI slots.

5.1 Initial PowerPC 601 Evaluation Board Implementation Using the IB

The first releases of the PowerPC 601 evaluation board use the IB chip. As shown in Figure 1, the PCI interrupts from the PCI slots are shared with ISA interrupts and are assigned as follows:

- On the riser card, the four PCI interrupts (A,B,C,D) from each PCI slot are dot-ORed into a single interrupt line. For PCI slot1 this line is called *IRQ9#* and for PCI slot2 it is called *IRQ11#*.
- The interrupt from PCI slot1 *(IRQ9#*) is shared with *ISA_IRQ9* and both are assigned to the IRQ9 level in the interrupt controller.
- The interrupt from PCI slot2 *(IRQ11#*) is shared with *ISA_IRQ11* and both are assigned to the IRQ11 level in the interrupt controller.

5.2 PowerPC 601 System Implementation Using the ZB

The ZB part adds four level-sensitive PCI inputs that can be steered to any unused ISA IRQ level. In addition, the ZB adds level and edge sensitivity that is selectable on an interrupt-by-interrupt basis (versus on a bank-by-bank basis on the IB). With the SIO ZB part, PCI interrupts from the PCI slots can be routed to two of the four PCI interrupt request inputs (PIRQ[3:0]#). The interrupts from PCI slot1 (old *IRQ9#*) should be wired to PIRQ1#, while the interrupts from PCI slot2 (old *IRQ11#*) should be wired to PIRQ0#. The remaining PIRQ2# and PIRQ3# inputs are not used. In addition, the ZB should be programmed such that both PIRQ0# and PIRQ1# are routed (internally to the chip) to the IRQ15 level in the interrupt controller. (PCI interrupts from the PCI slots are no longer shared with ISA interrupts on IRQ9 and IRQ11. All PCI interrupts from the PCI slots are assigned to IRQ15. IRQ15 is not used by the ISA devices.) To route the PIRQ0# and PIRQ1# interrupts to IRQ15, the ZB registers shown in Table 2 must be set. Figure 2 illustrates the PCI interrupt implementation using the ZB.

Pin 41 (IRQ15) of the ZB should not be used for ISA interrupts and should be tied to GND, and the *IRQ15* line on the riser or board riser connector should be tied low in order to prevent any ISA devices from using this interrupt line.

The dot-ORing of the four PCI interrupts (A,B,C,D) of each PCI slot into a single interrupt should remain unchanged from current PowerPC 601 evaluation board implementation.

Pins 68 and 43 on the I/O EPLD become no-connects. Wire IRQ9 (pin 184 in the ZB) and IRQ11 (pin 37) to the ISA slots.

In the ZB, the LTIM bit (bit 3 of ISA ports 0020h and 00A0h) is not used by the interrupt controller and is always read as 1b.

The edge/level select bit for IRQ13 (bit 5 of the INT CNTRL 2 register at 04D1h) must always be set to 0b (edge sensitive).

Each PCI slot (ABCD) should be connected to a separate PIRQx input as shown. This allows software flexibility to route the PIRQs to different interrupt levels if required in the future.



Figure 1. Implementation of PCI Interrupts Using the IB



Figure 2. Implementation of PCI Interrupts Using the ZB

Table 2. ZB Register Settings

Register Name	Address (Hex)	Bits	Value to be Set	Default Value	Description
PIRQ0 Route Control Register	8080 0860h	7:0	0Fh	80h	Routes PIRQ0# interrupts to IRQ15 level
PIRQ1 Route Control Register	8080 0861h	7:0	0Fh	80h	Routes PIRQ1# interrupts to IRQ15 level
INT CNTRL2 Edge/Level Control Register	8000 04D1h	7	0b	1b	Sets IRQ15 to level sensitive

6 Ports 0838h and 083Ch

In the 601 evaluation board, I/O ports 0838h and 083Ch were used to convert the PCI interrupt to edge sensitive. These ports are no longer used and they do not need to be supported in software or hardware. Accessing these ports has no effect on the hardware if IRQ9 and IRQ11 are not connected to the EPLD.

7 IB Errata

The following features are functional on the ZB:

- Scatter/Gather
- GAT mode
- DMA line buffer





PowerPC

© International Business Machines Corporation, 1995. Printed in the United States of America 2/95. All Rights reserved.

IBM Microelectronics, PowerPC, PowerPC 601, PowerPC 603, PowerPC 604, RiscWatch, and AIX are trademarks of the IBM corporation. IBM and the IBM logo are registered trademarks of the IBM corporation. Other company names and product identifiers are trademarks of the respective companies.

This document contains information which is subject to change by IBM without notice. IBM assumes no responsibility or liability for any use of the information contained herein. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. The products described in this document are not intended for use in implantation or other direct life-support applications where malfunction may result in physical harm or injury to persons. NO WARRANTIES OF ANY KIND, INCLUDING BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, ARE OFFERED IN THIS DOCUMENT.

USA and Canada:
IBM Microelectronics Division
1580 Route 52, Bldg. 504
Hopewell Junction, NY 12533-6531
Tel: (800) PowerPC
Fax: (800) PowerFax

Europe:
IBM
La Pompignane BP 1021
34006 Montpellier, France
Tel: (33) 6713–5757 (Français)
(33) 6713–5756 (Italiano)
Fax: (33) 6713–5750
(from Paris add 16)

Europe:
IBM
Informations Systeme GmbH
Laatzener Str. 1
30539 Hannover, Germany
Tel: (49) 511–516–3444 (English)
(49) 511–516–3555 (Deutsche)
Fax: (49) 511–516–3888

Japan:
IBM
800, Ichimiyake
Yasu–cho, Yasu–gun
Shiga–ken, Japan 520–23
Tel: (81) 775–87–4745
Fax: (81) 775–87–4735



Document Number: MPRA02APU–01