Software Overview of 1394 OpenHCI

John Nels Fuller

Microsoft Corporation

OpenHCI

An overview of the design from the driver writer's point of view

Agenda

- Asynchronous Request / Response Transmission
- Asynchronous Response Reception
- General Receive Queue
- Isochronous Transmission
- Isochronous Reception
- Physical Response Generation

Asynchronous Request / Response Transmission

DBDMA Registers

ChannelStatus



For AsyncTx DMA s[5] means ‘retry needed’

ChannelControl



CommandPtr

DBDMA Registers

IntSelect



Interrupt condition = ((ChannelStatus.s[7:0] & IntSelect.mask) == (IntSelect.value & IntSelect.mask))

BranchSelect



Branch condition = ((ChannelStatus.s[7:0] & BranchSelect.mask) == (BranchSelect.value & BranchSelect.mask))

WaitSelect



Wait condition = ((ChannelStatus.s[7:0] & WaitSelect.mask) == (WaitSelect.value & WaitSelect.mask))

DBDMA Command



i - interrupt:
0 - never interrupt
1 - when interrupt condition is true
2 - when interrupt condition is false
3 - always interrupt

b - branch:
0 - never branch
1 - when branch condition is true
2 - when branch condition is false
3 - always branch

w - wait:
0 - never wait
1 - when wait condition is true
2 - when wait condition is false
3 - always wait

Requests and Responses

- **Separate DBDMA channels for each**
  - **Prevents requests from blocking responses**
  - **Avoids deadlock conditions**

Queue Packet for Xmit

- **Get memory for command block and format ‘STOP’ command**
- **Overwrite previous command block with commands for packet, overwrite ‘STOP’ last**
- **Ping ChannelControl register to set ‘WAKE’ bit**

```
Start:  OUTPUT_MORE                          Ad=HeaderAddr   Cnt=HeaderLen
        OUTPUT_LAST   Br(s[5])=Start         Ad=PacketAddr   Cnt=PacketLen
        NOP           Br(Always)=Next
```

```
Next:   STOP
```

DBDMA Command Queue



Asynchronous Response Reception

Asynchronous Response Unit (ARSU)

- **Automates response reception for tLabels between 32 and 63**
- **ARSU_Enable / Set / Clear registers**
- **ARSU_Status / Clear registers**
- **ARSU_TablePointer register**
- **ARSU table entry:**



ARSU Use

- Allocate an unused tLabel
- Set ARSU table entry
- Write enable bit for tLabel
- Wait for interrupt
- Clear status bit for tLabel
- Process stored response

ARSU Timeouts

- **Split transaction timeout done is s/w**
- **What to do on timeout:**
  - **clear enable for tLabel**
  - **wait for pipeline to clear (next cycle start is convenient)**
  - **check status bit for tLabel**

General Receive Queue

General Receive Unit (GRU)

- Responses not handled by ASRU
- Requests not handled automatically
  - Most of CSR space
  - Addresses below CSR & above 4 GB
  - Addresses below 4 GB for untrusted nodes
  - All 1394 lock requests (except to Isochronous Resource Manager registers)

GRU

- **Packets concatenated in buffer**
- **Packets may cross buffer boundaries**



GRU DBDMA Cmd Queue



Isochronous Transmission

Iso Transmit (IT) Registers

Isochronous transmit table base

Isochronous transmit cycle pointer

Isochronous transmit cycle pointer limit

Isochronous transmit page size

IT Table Entry

I = interrupt at this cycle
E = error in this cycle
C = complete

IT Packet Descriptor (ITPD)



L = Last in chain

Virtually Contiguous Buffer



IT DMA


tablePointer
cyclePointer
ITPDpointer
ITPD
ITPD
ITPD
ITPD
L

Isochronous Reception

Isochronous Receive (IR)

- **Can use these modes**
  - **Buffer fill mode (like GRU)**
  - **Packet / buffer mode with headers**
  - **Packet / buffer mode without headers**
- **Additional DBDMA controls**
  - **Isochronous channel number**
  - **Packet SYNC match**
  - **Cycle seconds/count match**

Packet / Buffer Example

Set cycle match register for desired start cycle



Physical Response Generation

Physical Response Unit (PRSU)

- **Automatically generates responses for requests received**
  - **Isochronous Resource Manager registers**
  - **Config ROM area**
  - **Addressess below 4 GB (qualified)**

PRSU Qualifiers

- Qualifiers only apply to addresses below 4 GB
- physDMAEnable in Control register
- RequestFilterHi & RequestFilterLo registers
  - One bit to enable each node on the local bus (3FF or BusID)
  - One bit to enable all nodes on all buses
- Unqualified requests go to GRU

Questions?